ramanjaneya rachumallaPrincipal Engineer
Manchester, New Hampshire
Principal Engineer
Senior Engineer
Senior Staff Engineer
Senior Engineer
Design Lead
Design Engg
Indian Institute of Technology, Delhi
Sri Venkateswara University
Recommendations: 0
Mixed Signal
Verilog
CMOS
ASIC
VLSI
Analog Circuit Design
Digital Signal Processors
Debugging